A fast-locking PLL with all-digital locked-aid circuit

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.2, 2013-02, pp. : 245-258

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A new all-digital phase-locked loop with high precision and low jitter

By Chow Hwang-Cherng Su Chung-Hsin

International Journal of Electronics, Vol. 95, Iss. 12, 2008-01 ,pp. : 1241-1249

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 0.8–4.2 GHz monolithic all-digital PLL based frequency synthesizer for wireless communications

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15001-15015

IOP Publishing

Access to resources Recommend Favorite

A fast AFC technique with self-calibration for fast-locking PLLs

By Song Bongsub Lee Junan Kim Kyunghoon Burm Jinwook

International Journal of Electronics, Vol. 100, Iss. 8, 2013-08 ,pp. : 1080-1091

Taylor & Francis Ltd

Access to resources Recommend Favorite

High accuracy digital aging monitor based on PLL-VCO circuit

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15004-15008

IOP Publishing

Access to resources Recommend Favorite

A fast-locking agile frequency synthesizer for MIMO dual-mode WiFi/WiMAX applications

By Tsai Meng-Ting

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 1, 2010-07 ,pp. : 69-79

Springer Publishing Company

Access to resources Recommend Favorite