Optimum design for minimum on-resistance of low voltage trench power MOSFET

By Hong J.-H.   Chung S.-K.   Choi Y.-I.  

Microelectronics, Vol. 35, Iss. 3, 2004-03 ,pp. : 287-289

Elsevier

Access to resources Recommend Favorite

High-voltage lateral trench gate SOI-LDMOSFETs

By Park J.M.   Klima R.   Selberherr S.  

Microelectronics, Vol. 35, Iss. 3, 2004-03 ,pp. : 299-304

Elsevier

Access to resources Recommend Favorite

An L-shaped low on-resistance current path SOI LDMOS with dielectric field enhancement

By Ye Fan   Xiaorong Luo   Kun Zhou   Yuanhang Fan   Yongheng Jiang   Qi Wang   Pei Wang   Yinchun Luo   Bo Zhang  

Journal of Semiconductors, Vol. 35, Iss. 3, 2014-03 ,pp. : 34011-34016

IOP Publishing

Access to resources Recommend Favorite

Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection

By Hailian Liang   Shurong Dong   Xiaofeng Gu   Lei Zhong   Jian Wu   Zongguang Yu  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 94005-94008

IOP Publishing

Access to resources Recommend Favorite

Novel 700 V high-voltage SOI LDMOS structure with folded drift region

By  

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24008-24012

IOP Publishing

Access to resources Recommend Favorite