

Publisher: IOP Publishing
ISSN: 1674-4926
Source: Journal of Semiconductors, Vol.36, Iss.3, 2015-03, pp. : 35006-35013
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content




Fault Simulation for Analog Circuits Under Parameter Variations
By Khouas A.
Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. :



