Hybrid phase-locked loop with fast locking time and low spur in a 0.18-μm CMOS process

Author: Si-Heng Zhu   Li-Ming Si   Chao Guo   Jun-Yu Shi   Wei-Ren Zhu  

Publisher: IOP Publishing

ISSN: 1674-1056

Source: Chinese Physics B, Vol.23, Iss.7, 2014-07, pp. : 78401-78406

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next