Related content

Design of a Sub-Picosecond Jitter with Adjustable-Range CMOS Delay-Locked Loop for High-Speed and Low-Power Applications

By Abdulrazzaq Bilal I.   Ibrahim Omar J.   Kawahito Shoji   Sidek Roslina M.   Shafie Suhaidi   Yunus Nurul Amziah Md.   Lee Lini   Halin Izhal Abdul  

Sensors, Vol. 16, Iss. 10, 2016-09 ,pp. : 1593-1593

MDPI

Access to resources Recommend Favorite

Hybrid phase-locked loop with fast locking time and low spur in a 0.18-μm CMOS process

By Si-Heng Zhu   Li-Ming Si   Chao Guo   Jun-Yu Shi   Wei-Ren Zhu  

Chinese Physics B, Vol. 23, Iss. 7, 2014-07 ,pp. : 78401-78406

IOP Publishing

Access to resources Recommend Favorite

The Design and Implementation of a Low-Power Gating Scan Element in 32/28 nm CMOS Technology

By Naeini Mahshid Mojtabavi   Dass Sreedharan Baskara   Ooi Chia Yee  

Journal of Low Power Electronics and Applications, Vol. 7, Iss. 2, 2017-04 ,pp. : 7-7

MDPI

Access to resources Recommend Favorite

A Low-Power All-Digital on-Chip CMOS Oscillator for a Wireless Sensor Node

By Sheng Duo   Hong Min-Rong  

Sensors, Vol. 16, Iss. 10, 2016-10 ,pp. : 1710-1710

MDPI

Access to resources Recommend Favorite

Phase-locked all-optical differential polarization demodulation

By Ji Shi   Zheng-Yong Li   Ge Zhang   Hai-Yang Wang   Yi-Xu Wang   Chong-Qing Wu  

Chinese Physics B, Vol. 23, Iss. 6, 2014-06 ,pp. : 64214-64217

IOP Publishing

Access to resources Recommend Favorite