Design of two-terminal PNPN diode for high-density and high-speed memory applications

Author： Xiaodong Tong   Hao Wu   Qingqing Liang   Huicai Zhong   Huilong Zhu   Chao Zhao   Tianchun Ye  

Publisher： IOP Publishing

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.35, Iss.1, 2014-01, pp. : 14006-14010

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications

By Shi C.  

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 3, 2001-03 ,pp. : 221-230

Springer Publishing Company

Access to resources Recommend Favorite

Design for Stability of High-Speed Integrated Photoreceivers: A Tutorial

By Boyoguéno André   Sawan Mohamad   Slamani Mustapha  

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 1, 2005-10 ,pp. : 79-98

Springer Publishing Company

Access to resources Recommend Favorite

Design considerations for a high-speed CMOS comparator

By Birru Dagnachew  

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 437-443

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high-speed algorithmic ADC

By Riewruja Vanchai   Chaikla Amphawan  

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 719-733

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high-speed avalanche photodiode

By Bin Li   Xiaohong Yang   Weihong Yin   Qianqian Lü   Rong Cui   Qin Han  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 74009-74013

IOP Publishing

Access to resources Recommend Favorite