Related content

SHA-less architecture with enhanced accuracy for pipelined ADC

By Lei Zhao   Yintang Yang   Zhangming Zhu   Lianxi Liu  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25010-25014

IOP Publishing

Access to resources Recommend Favorite

A High Speed, Low Voltage CMOS Offset Comparator

By Fayed A.A.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 267-272

Springer Publishing Company

Access to resources Recommend Favorite

An improved low offset latch comparator for high-speed ADCs

By Sadeghipour Khosrov  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 205-212

Springer Publishing Company

Access to resources Recommend Favorite

A high-speed, high fan-in dynamic comparator with low transistor count

By          

International Journal of Electronics, Vol. 101, Iss. 5, 2014-05 ,pp. : 681-690

Taylor & Francis Ltd

Access to resources Recommend Favorite

Circuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator

By Chen L.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 3, 2001-09 ,pp. : 293-297

Springer Publishing Company

Access to resources Recommend Favorite