A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC

By Shubin Liu   Zhangming Zhu   Yintang Yang   Lianxi Liu  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55008-55015

IOP Publishing

Access to resources Recommend Favorite

Platform-based mixed signal design: Optimizing a high-performance pipelined ADC

By Nuzzo Pierluigi  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 3, 2006-12 ,pp. : 343-358

Springer Publishing Company

Access to resources Recommend Favorite

A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC

By Sen Yue   Yiqiang Zhao   Ruilong Pang   Yun Sheng  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55009-55014

IOP Publishing

Access to resources Recommend Favorite

14-bit 100 MS/s 121 mW pipelined ADC

By Yongzhen Chen   Chixiao Chen   Zemin Feng   Fan Ye   Junyan Ren  

Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. : 65008-65013

IOP Publishing

Access to resources Recommend Favorite

A 14-bit 100-MS/s 85.2-dB SFDR pipelined ADC without calibration

By Nan Zhao   Hua Luo   Qi Wei   Huazhong Yang  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 75006-75011

IOP Publishing

Access to resources Recommend Favorite