DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic

Author： Nandal Amita   Vigneswaran T.   Rana Ashwani  

Publisher： Springer Publishing Company

ISSN： 0278-081X

Source： Circuits, Systems, and Signal Processing, Vol.33, Iss.3, 2014-03, pp. : 863-884

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Online Testable Approaches in Reversible Logic

By Nayeem N.   Rice J.  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 763-778

Springer Publishing Company

Access to resources Recommend Favorite

A novel real-time resource efficient implementation of Sobel operator-based edge detection on FPGA

By            

International Journal of Electronics, Vol. 101, Iss. 12, 2014-12 ,pp. : 1705-1715

Taylor & Francis Ltd

Access to resources Recommend Favorite

FPGA Based Implementation and Comparison of Beamformers for CDMA2000

By Dikmese Sener  

Wireless Personal Communications, Vol. 57, Iss. 2, 2011-03 ,pp. : 233-253

Springer Publishing Company

Access to resources Recommend Favorite

Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits

By Stojcev M.K.   Djordjevic G.L.   Stankovic T.R.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 173-178

Elsevier

Access to resources Recommend Favorite

Spectrally efficient multiplexing of O-QPSK or VSB signals using wavelet packet-based filter banks

By Sablatash M.   Lodge J.  

Digital Signal Processing, Vol. 13, Iss. 1, 2003-01 ,pp. : 58-92

Academic Press

Access to resources Recommend Favorite