An improved RC model for VLSI interconnects with applications to buffer insertion

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.79, Iss.1, 2014-04, pp. : 105-113

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Repeater insertion in global interconnects in VLSI circuits

By Chandel Rajeevan Sarkar S. Agarwal R.P.

Microelectronics International, Vol. 22, Iss. 1, 2005-04 ,pp. : 43-50

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Crosstalk analysis and repeater insertion in crosstalk aware coupled VLSI interconnects

By Kaushik Brajesh Kumar Sarkar Sankar Agarwal R.P. Joshi R.C.

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 55-63

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

New symmetrical buffer design for VLSI applications

By Chow Hwang-Cherng Feng Wu-Shiung

International Journal of Electronics, Vol. 88, Iss. 7, 2001-07 ,pp. : 779-787

Taylor & Francis Ltd

Access to resources Recommend Favorite

Effects of process variation in VLSI interconnects ‐ a technical review

By Verma K.G. Kaushik B.K. Singh R.

Microelectronics International, Vol. 26, Iss. 3, 2009-07 ,pp. : 49-55

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Transient simulation of lossy interconnects in VLSI by a recursive algorithm

By Xu Qin-Wei Li Zheng-Fan Wang Jun

International Journal of Electronics, Vol. 85, Iss. 2, 1998-08 ,pp. : 153-164

Taylor & Francis Ltd

Access to resources Recommend Favorite