Analyzing and comparing the AES architectures for their power consumption

Author： Dogan Ahmet   Ors S.   Saldamli Gokay  

Publisher： Springer Publishing Company

ISSN： 0956-5515

Source： Journal of Intelligent Manufacturing, Vol.25, Iss.2, 2014-04, pp. : 263-271

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Analyzing and enhancing the parallel sort operation on multithreaded architectures

By Rashid Layali   Hassanein Wessam   Hammad Moustafa  

The Journal of Supercomputing, Vol. 53, Iss. 2, 2010-08 ,pp. : 293-312

Springer Publishing Company

Access to resources Recommend Favorite

A hardware mechanism to reduce the energy consumption of the register file of in-order architectures

By Ayala Jose L.   Lopez-Vallejo Marisa   Lopez-Barrio Carlos A.   Veidenbaum Alexander  

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 285-293

Inderscience Publishers

Access to resources Recommend Favorite

Comparative performance and energy consumption analysis of different AES implementations on a wireless sensor network node

By Coffey Fan Zhang; Reiner Dojen; Tom  

International Journal of Sensor Networks, Vol. 10, Iss. 4, 2011-10 ,pp. : 192-201

Inderscience Publishers

Access to resources Recommend Favorite

Flow shop scheduling with peak power consumption constraints

By Fang Kan  

Annals of Operations Research, Vol. 206, Iss. 1, 2013-07 ,pp. : 115-145

Springer Publishing Company

Access to resources Recommend Favorite

ASIP-based reconfigurable architectures for power-efficient and real-time image/video processing

By Saponara Sergio  

Journal of Real-Time Image Processing, Vol. 3, Iss. 3, 2008-09 ,pp. : 201-216

Springer Publishing Company

Access to resources Recommend Favorite