Reducing Power and Energy Overhead in Instruction Prefetching for Embedded Processor Systems

E-ISSN： 1947-9166|2|4|42-58

ISSN： 1947-9158

Source： International Journal of Handheld Computing Research (IJHCR), Vol.2, Iss.4, 2011-10, pp. : 42-58

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Towards a complementary balanced energy harvesting solution for low power embedded systems

By Verbelen Yannick Braeken An Touhafi Abdellah

Microsystem Technologies, Vol. 20, Iss. 4-5, 2014-04 ,pp. : 1007-1021

Springer Publishing Company

Access to resources Recommend Favorite

Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding

By Chandar Subash Mehendale Mahesh Govindarajan R.

Journal of VLSI Signal Processing, Vol. 44, Iss. 3, 2006-09 ,pp. : 245-267

Springer Publishing Company

Access to resources Recommend Favorite

Execution History Guided Instruction Prefetching

By Zhang Yi Haga Steve Barua Rajeev

The Journal of Supercomputing, Vol. 27, Iss. 2, 2004-02 ,pp. : 129-147

Springer Publishing Company

Access to resources Recommend Favorite

Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator

By Yang Hoonmo Lee Moonkey

The Journal of Supercomputing, Vol. 33, Iss. 1, 2005-07 ,pp. : 19-32

Springer Publishing Company

Access to resources Recommend Favorite

Compiler Controlled Prefetching for Multiprocessors Using Low-Overhead Traps and Prefetch Engines

By Skeppstedt J. Dubois M.

Journal of Parallel and Distributed Computing, Vol. 60, Iss. 5, 2000-05 ,pp. : 585-615

Academic Press

Access to resources Recommend Favorite