Design and analysis of 32 bit CMOS adder using sub-threshold voltage at deep submicron technology

E-ISSN： 2261-236x|57|issue|01004-01004

ISSN： 2261-236x

Source： MATEC Web of conference, Vol.57, Iss.issue, 2016-05, pp. : 01004-01004

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design and characterization of high voltage devices integrated in a standard CMOS technology

By Villard B. Calmon F. Gontrand C.

EPJ Applied Physics (The), Vol. 16, Iss. 2, 2010-03 ,pp. : 113-120

Edp Sciences

Access to resources Recommend Favorite

1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate

EPJ Web of Conference, Vol. 75, Iss. issue, 2014-07 ,pp. : 05001-05001

Edp Sciences

Access to resources Recommend Favorite

Size-Distribution Analysis of Sub-Micron Colloidal Particles in River Water

By Kim Jonathan P.

Environmental Technology, Vol. 16, Iss. 9, 1995-09 ,pp. : 861-868

Taylor & Francis Ltd

Access to resources Recommend Favorite

Strain mapping in deep sub-micron Si devices by convergent beam electron diffraction in the STEM

By Armigliato A. Balboni R. Frabboni S.

EPJ Applied Physics (The), Vol. 27, Iss. 1-3, 2010-03 ,pp. : 49-54

Edp Sciences

Access to resources Recommend Favorite

Measurement of the ¹³C(α, n)¹⁶O reaction at astrophysical energies using the Trojan Horse Method. Focus on the -3 keV sub-threshold resonance

EPJ Web of Conference, Vol. 66, Iss. issue, 2014-03 ,pp. : 07010-07010

Edp Sciences

Access to resources Recommend Favorite