

Author: Villard B. Calmon F. Gontrand C.
Publisher: Edp Sciences
E-ISSN: 1286-0050|16|2|113-120
ISSN: 1286-0042
Source: EPJ Applied Physics (The), Vol.16, Iss.2, 2010-03, pp. : 113-120
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content


Design and analysis of 32 bit CMOS adder using sub-threshold voltage at deep submicron technology
MATEC Web of conference, Vol. 57, Iss. issue, 2016-05 ,pp. :


Integrated cooling devices in silicon technology
By Perret C. Avenas Y. Gillot Ch. Boussey J. Schaeffer Ch.
EPJ Applied Physics (The), Vol. 18, Iss. 2, 2010-03 ,pp. :



