Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN

Author: Boley James   Wang Jiajing   Calhoun Benton H.  

Publisher: MDPI

E-ISSN: 2079-9268|2|2|143-154

ISSN: 2079-9268

Source: Journal of Low Power Electronics and Applications, Vol.2, Iss.2, 2012-04, pp. : 143-154

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content