A Residue Number System Based Time-to-Digital Converter Architecture and its FPGA Implementation

Publisher: Trans Tech Publications

E-ISSN: 1662-9795|2016|698|127-132

ISSN: 1013-9826

Source: Key Engineering Materials, Vol.2016, Iss.698, 2016-08, pp. : 127-132

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract