Performance evaluation of the low-voltage CML D-latch topology

Author： Alioto M.   Mita R.   Palumbo G.  

Publisher： Elsevier

ISSN： 0167-9260

Source： Integration, the VLSI Journal, Vol.36, Iss.4, 2003-11, pp. : 191-209

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Analysis of Metastable Operation in a CMOS Dynamic D-Latch

By Juan-Chico J.  

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 143-157

Springer Publishing Company

Access to resources Recommend Favorite

Low-Voltage Analog Tripler Circuit

By Chang C-C.  

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 2, 2001-02 ,pp. : 125-128

Springer Publishing Company

Access to resources Recommend Favorite

Ultra low-voltage CMOS current mirrors

By Berg Yngvar  

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 2, 2011-08 ,pp. : 219-232

Springer Publishing Company

Access to resources Recommend Favorite

Low-Voltage Rail-to-Rail Tunable FGMOS Transconductor

By Navarro I.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 251-254

Springer Publishing Company

Access to resources Recommend Favorite

Novel low-voltage folder for analogue-to-digital converter

By Cheng C.   Tao B.   Junyan R.   IEEE Member   Jun X.  

International Journal of Electronics, Vol. 94, Iss. 1, 2007-01 ,pp. : 35-40

Taylor & Francis Ltd

Access to resources Recommend Favorite