Related content

Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications

By Moorthi S.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1183-1189

Taylor & Francis Ltd

Access to resources Recommend Favorite

Combifilm: A Novel Thick- and Thin-film Technology with Two Signal Layers for High-speed Hybrid Circuits Signal Layers for High-speed Hybrid Circuits*

By Pedersen U.P.I.   O.Aaserud**   Bungum*** O.W.  

Microelectronics International, Vol. 13, Iss. 1, 1996-01 ,pp. : 16-19

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers

By Nummer M.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 299-314

Springer Publishing Company

Access to resources Recommend Favorite

Signal Integrity: Fault Modeling and Testing in High-Speed SoCs

By Nourani M.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 539-554

Springer Publishing Company

Access to resources Recommend Favorite

On-chip measurement of waveforms in mixed-signal circuits using a segmented subsampling technique

By Rashidzadeh Rashid   Ahmadi Majid   Miller William C.  

Analog Integrated Circuits and Signal Processing, Vol. 50, Iss. 2, 2007-02 ,pp. : 105-113

Springer Publishing Company

Access to resources Recommend Favorite