CMOS Delay and Power Model Equations for Simultaneous Transistor and Interconnect Wire Analysis and Optimization

Author: Lee S.  

Publisher: Taylor & Francis Ltd

ISSN: 1065-514X

Source: VLSI Design, Vol.15, Iss.3, 2002-01, pp. : 619-628

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract