A scalable single-chip multi-processor architecture with on-chip RTOS kernel

Author: Theelen B.D.   Verschueren A.C.   Reyes Suarez V.V.   Stevens M.P.J.   Nunez A.  

Publisher: Elsevier

ISSN: 1383-7621

Source: Journal of Systems Architecture, Vol.49, Iss.12, 2003-12, pp. : 619-639

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next