Allocation of multiple precision behaviors for maximal bit level reuse of hardware resources

Author： Molina M.C.   Mendias J.M.   Hermida R.  

Publisher： Elsevier

ISSN： 1383-7621

Source： Journal of Systems Architecture, Vol.49, Iss.12, 2003-12, pp. : 505-519

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

8-Bit Quantizer for Chaotic Generator With Reduced Hardware Complexity

By  

International Journal of Rough Sets and Data Analysis (IJRSDA), Vol. 5, Iss. 3, 2018-07 ,pp. : 55-70

IGI Global_journal

Access to resources Recommend Favorite

An integrated high-level hardware/software partitioning methodology

By Abdelhalim M.   Habib S.  

Design Automation for Embedded Systems, Vol. 15, Iss. 1, 2011-03 ,pp. : 19-50

Springer Publishing Company

Access to resources Recommend Favorite

Using Word-Level Information in Formal Hardware Verification

By Drechsler R.  

Automation and Remote Control, Vol. 65, Iss. 6, 2004-06 ,pp. : 963-977

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Joint bit allocation analysis for video streaming over networks

By Yi Xiaoquan   Ling Nam  

International Journal of Internet Protocol Technology, Vol. 1, Iss. 2, 2005-11 ,pp. : 125-129

Inderscience Publishers

Access to resources Recommend Favorite

Energy-efficient transmission and bit allocation schemes in wireless sensor networks

By Zhang Xiaoxia   Xie Liang-Liang   Shen Xuemin  

International Journal of Sensor Networks, Vol. 11, Iss. 4, 2012-06 ,pp. : 241-249

Inderscience Publishers

Access to resources Recommend Favorite