Dynamic On-Chip Thermal Optimization for Three-Dimensional Networks-On-Chip

Author： Al-Dujaily Raed Mak Terrence Lam Kai-Pui Xia Fei Yakovlev Alex Poon Chi-Sang

ISSN： 1460-2067

Source： Computer Journal, Vol.56, Iss.6, 2013-06, pp. : 756-770

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip

International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), Vol. 4, Iss. 3, 2013-07 ,pp. : 42-60

IGI Global_journal

Access to resources Recommend Favorite

Sphere-based topology for networks-on-chip

By Sabbaghi-Nadooshan Reza Doroud Hossein Ghorbanian Mahsa

International Journal of Embedded Systems, Vol. 5, Iss. 1-2, 2013-02 ,pp. : 13-18

Inderscience Publishers

Access to resources Recommend Favorite

On-chip implementation of multiprocessor networks and switch fabrics

By Ye Terry Tao Micheli Giovanni De

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 209-218

Inderscience Publishers

Access to resources Recommend Favorite

Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors

By Martínez Carmen Vallejo Enrique Beivide Ramón Izu Cruz Moretó Miquel

International Journal of Parallel Programming, Vol. 34, Iss. 3, 2006-06 ,pp. : 193-211

Springer Publishing Company

Access to resources Recommend Favorite

Toward on-chip datacenters: a perspective on general trends and on-chip particulars

By Kas Miray

The Journal of Supercomputing, Vol. 62, Iss. 1, 2012-10 ,pp. : 214-226

Springer Publishing Company

Access to resources Recommend Favorite