Optimal power consumption design of the amorphous silicon thin-film transistor gate driver circuit for 10.1-in. display panel manufacturing

Author： Li Yiming Chiang Chien-Hshueh Chen Yu-Yu Chen Chieh-Yang

Publisher： Taylor & Francis Ltd

ISSN： 1598-0316

Source： Journal of Information Display, Vol.14, Iss.1, 2013-03, pp. : 13-19

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Modeling of current–voltage characteristics for dual-gate amorphous silicon thin-film transistors considering deep Gaussian density-of-state distribution

By Jian Qin Ruohe Yao

Journal of Semiconductors, Vol. 36, Iss. 12, 2015-12 ,pp. : 124005-124012

IOP Publishing

Access to resources Recommend Favorite

High-voltage power integrated circuit technology using bulk-silicon for plasma display panels data driver IC

By Sun W. Wu J. Lu S. Yi Y. Shi L.

Microelectronic Engineering, Vol. 71, Iss. 1, 2004-01 ,pp. : 112-118

Elsevier

Access to resources Recommend Favorite

Design Optimisation of Integrated Circuit Thin-film Resistors with Slits and Curved Boundaries

By Chaudhry Maqsood A

Microelectronics International, Vol. 13, Iss. 2, 1996-02 ,pp. : 17-21

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Thin-film silicon-on-sapphire LDMOS structures for RF power amplifier applications

By Roig J. Flores D. Hidalgo S. Rebollo J. Millan J.

Microelectronics, Vol. 35, Iss. 3, 2004-03 ,pp. : 291-297

Elsevier

Access to resources Recommend Favorite

Effects of interface trap density on the electrical performance of amorphous InSnZnO thin-film transistor

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24007-24011

IOP Publishing

Access to resources Recommend Favorite