Targeting reconfigurable FPGA based SoCs using the UML MARTE profile: from high abstraction levels to code generation

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.4, Iss.3-4, 2010-03, pp. : 204-224

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Performance Improvements from Partitioning Applications to FPGA Hardware in Embedded SoCs

By Galanis Michalis Dimitroulakos Gregory Goutis Costas

The Journal of Supercomputing, Vol. 35, Iss. 2, 2006-02 ,pp. : 185-199

Springer Publishing Company

Access to resources Recommend Favorite

Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs

By Ou Jingzhao Choi Seonil B. Prasanna Viktor K.

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 91-102

Inderscience Publishers

Access to resources Recommend Favorite

Model-based mapping of reconfigurable image registration on FPGA platforms

By Sen Mainak

Journal of Real-Time Image Processing, Vol. 3, Iss. 3, 2008-09 ,pp. : 149-162

Springer Publishing Company

Access to resources Recommend Favorite

The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer

By Majer Mateusz

Journal of VLSI Signal Processing, Vol. 47, Iss. 1, 2007-04 ,pp. : 15-31

Springer Publishing Company

Access to resources Recommend Favorite

The HybridUML profile for UML 2.0

By Berkenkötter Kirsten Bisanz Stefan Hannemann Ulrich Peleska Jan

International Journal on Software Tools for Technology Transfer, Vol. 8, Iss. 2, 2006-04 ,pp. : 167-176

Springer Publishing Company

Access to resources Recommend Favorite