Design space exploration for low-power channel decoder in embedded LDPC-H.264 joint decoding architecture

By Yang Yoon Seok  

International Journal of Information Technology, Communications and Convergence, Vol. 1, Iss. 4, 2011-12 ,pp. : 372-390

Inderscience Publishers

Access to resources Recommend Favorite

Hierarchical network architecture for layered video streaming

By Poon W-F.   Wong H-L.   Lo K-T.   Feng J.  

International Journal of Wireless and Mobile Computing, Vol. 3, Iss. 4, 2009-11 ,pp. : 271-279

Inderscience Publishers

Access to resources Recommend Favorite

Layered supervisory control architecture for reconfigurable automation

By Huff B. L.   Edwards C. R.  

Production Planning and Control, Vol. 10, Iss. 7, 1999-10 ,pp. : 659-670

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Scalable System Architecture for High-Throughput Turbo-Decoders: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Thul Michael J.   Gilbert Frank   Vogt Timo   Kreiselmaier Gerd   Wehn Norbert  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 63-77

Springer Publishing Company

Access to resources Recommend Favorite

Towards a VLSI Architecture for Interpolation-Based Soft-Decision Reed-Solomon Decoders: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

By Gross Warren J.   Kschischang Frank R.   Koetter Ralf   Gulak P. Glenn  

Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. : 93-111

Springer Publishing Company

Access to resources Recommend Favorite