Automatic Test Pattern Generation for Resistive Bridging Faults

By Engelke Piet  

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 61-69

Springer Publishing Company

Access to resources Recommend Favorite

Selection of Crosstalk-Induced Faults in Enhanced Delay Test

By Li Huawei  

Journal of Electronic Testing, Vol. 21, Iss. 2, 2005-04 ,pp. : 181-195

Springer Publishing Company

Access to resources Recommend Favorite

Hierarchical robust test generation for CMOS circuit stuck-open faults

By Tsiatouhas Y.   Haniotakis Th.   Nikolos D.   Paschalis A.   Halatsis C.  

International Journal of Electronics, Vol. 82, Iss. 1, 1997-01 ,pp. : 45-60

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test

By Borri Simone  

Journal of Electronic Testing, Vol. 21, Iss. 2, 2005-04 ,pp. : 169-179

Springer Publishing Company

Access to resources Recommend Favorite

Test Generation for Crosstalk-Induced Faults: Framework and Computational Results

By Chen W-Y.  

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 17-28

Springer Publishing Company

Access to resources Recommend Favorite