Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes ∗

By Tarnick Steffen  

Journal of Electronic Testing, Vol. 21, Iss. 4, 2005-08 ,pp. : 391-404

Springer Publishing Company

Access to resources Recommend Favorite

A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores

By Tehranipour M.H.  

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 155-168

Springer Publishing Company

Access to resources Recommend Favorite

A 4-kbit low-cost antifuse one-time programmable memory macro for embedded applications

By Xian Li   Huicai Zhong   Cheng Jia   Xin Li  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55007-55011

IOP Publishing

Access to resources Recommend Favorite

Selective SWIFT-R: A Flexible Software-Based Technique for Soft Error Mitigation in Low-Cost Embedded Systems

By Restrepo-Calle Felipe   Martínez-Álvarez Antonio   Cuenca-Asensi Sergio   Jimeno-Morenilla Antonio  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 825-838

Springer Publishing Company

Access to resources Recommend Favorite

Low-cost SI-POF analogue TIA and equaliser

By Lope Ignacio  

International Journal of Electronics, Vol. 99, Iss. 11, 2012-11 ,pp. : 1557-1567

Taylor & Francis Ltd

Access to resources Recommend Favorite