Efficient Concurrent Self-Test with Partially Specified Patterns

By Kochte Michael  

Journal of Electronic Testing, Vol. 26, Iss. 5, 2010-10 ,pp. : 581-594

Springer Publishing Company

Access to resources Recommend Favorite

Repeater stage timing analysis for VLSI resistive interconnects

By Chandel Rajeevan   Sarkar S.   Agarwal R.P.  

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 19-25

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A Signature Analysis Technique for the Identification of Failing Vectors with Application to Scan-BIST*

By Goessel Michael  

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 611-622

Springer Publishing Company

Access to resources Recommend Favorite

Analysis of Timing-Jitter Statistics and Bit-Error Rate in Regenerated Soliton Systems

By Leclerc O.   desurvire E.   Brindel P.   Maunand E.  

Optical Fiber Technology, Vol. 5, Iss. 3, 1999-07 ,pp. : 301-304

Academic Press

Access to resources Recommend Favorite

An ultra-low dark-count and jitter, superconducting, single-photon detector for emission timing analysis of integrated circuits

By LeCoupanec P.   Lo W.K.   Wilsher K.R.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1621-1626

Elsevier

Access to resources Recommend Favorite