Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths

By Nummer Muhammad  

Journal of Electronic Testing, Vol. 27, Iss. 1, 2011-02 ,pp. : 9-17

Springer Publishing Company

Access to resources Recommend Favorite

A clock generator for a high-speed high-resolution pipelined A/D converter

By Lei Zhao   Yintang Yang   Zhangming Zhu   Lianxi Liu  

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 25003-25008

IOP Publishing

Access to resources Recommend Favorite

4-2 compressor of fast booth multiplier for high-speed RISC processor

By Yuan S. C.  

International Journal of Electronics, Vol. 94, Iss. 9, 2007-09 ,pp. : 869-875

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices

By Wang Baosheng  

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 621-630

Springer Publishing Company

Access to resources Recommend Favorite

A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC

By Shubin Liu   Zhangming Zhu   Yintang Yang   Lianxi Liu  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55008-55015

IOP Publishing

Access to resources Recommend Favorite