New Non-Scan DFT Techniques to Achieve 100% Fault Efficiency

Author： Das Debesh Kumar  

Publisher： Springer Publishing Company

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.20, Iss.3, 2004-06, pp. : 315-323

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Non-Scan Approach to DFT for Controllers Achieving 100% Fault Efficiency

By Ohtake S.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 553-566

Springer Publishing Company

Access to resources Recommend Favorite

Configuring a boundary scan chain for optimal testing of non-scan logic clusters

By Choi Yoon-Hwa   Jung Edward  

International Journal of Electronics, Vol. 87, Iss. 3, 2000-03 ,pp. : 281-291

Taylor & Francis Ltd

Access to resources Recommend Favorite

On Non-Statistical Techniques for Fast Fault Coverage Estimation

By Hsiao M.S.  

Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. : 239-254

Springer Publishing Company

Access to resources Recommend Favorite

A Novel Test Point Selection Method for Analog Fault Dictionary Techniques

By Yang ChengLin  

Journal of Electronic Testing, Vol. 26, Iss. 5, 2010-10 ,pp. : 523-534

Springer Publishing Company

Access to resources Recommend Favorite

Impact of Body Bias on Delay Fault Testing of Sub-100 nm CMOS Circuits

By Paul Bipul   Roy Kaushik  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 115-124

Springer Publishing Company

Access to resources Recommend Favorite