Impact of Body Bias on Delay Fault Testing of Sub-100 nm CMOS Circuits

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.22, Iss.2, 2006-04, pp. : 115-124

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Dynamic SVL and body bias for low leakage power and high performance in CMOS digital circuits

By Deshmukh Jyoti Khare Kavita

International Journal of Electronics, Vol. 99, Iss. 12, 2012-12 ,pp. : 1717-1728

Taylor & Francis Ltd

Access to resources Recommend Favorite

Limitations and prospects of using the two-phase CMOS logics in upset-immune sub-100-nm VLSIs

By Stenin V.

Russian Microelectronics, Vol. 43, Iss. 2, 2014-03 ,pp. : 102-111

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Dynamic current testing for CMOS domino circuits

By Nazer Anis Chehab Ali Kayssi Ayman

International Journal of Electronics, Vol. 95, Iss. 6, 2008-01 ,pp. : 577-592

Taylor & Francis Ltd

Access to resources Recommend Favorite

Modelling and testing for bridging faults in CMOS and BiCMOS combinational circuits

By Ismaeel Asad A. Bhatnagar Rakesh

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 529-540

Taylor & Francis Ltd

Access to resources Recommend Favorite

Path delay fault testing of multiplexer-based shifters

By Vergos H. T. Tsiatouhas Y. Haniotakis Th. Nikolos D. Nicolaidis M.

International Journal of Electronics, Vol. 88, Iss. 8, 2001-08 ,pp. : 923-937

Taylor & Francis Ltd

Access to resources Recommend Favorite