Accurate Whole-Chip Diagnostic Strategy for Scan Designs with Multiple Faults

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.22, Iss.2, 2006-04, pp. : 151-159

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

On-Chip Clock Faults' Detector

By Metra C.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 555-564

Springer Publishing Company

Access to resources Recommend Favorite

On Selecting Testable Paths in Scan Designs

By Shao Y.

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 447-456

Springer Publishing Company

Access to resources Recommend Favorite

A Dynamic Thermal Management Circuit for System-On-Chip Designs

By Chiueh H.

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 1-2, 2003-07 ,pp. : 175-181

Springer Publishing Company

Access to resources Recommend Favorite

Statistical analysis of multiple intermittent faults in combinational circuits

By Abd-El-Barr Mostafa H. Ansari Shad I.

International Journal of Electronics, Vol. 80, Iss. 5, 1996-05 ,pp. : 647-660

Taylor & Francis Ltd

Access to resources Recommend Favorite

Static Test Compaction for Scan-Based Designs to Reduce Test Application Time

By Pomeranz I.

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 541-552

Springer Publishing Company

Access to resources Recommend Favorite