A Wide Tuning Range, Fractional Multiplying Delay-Locked Loop Topology for Frequency Hopping Applications

By Tajalli Armin   Torkzadeh Pooya   Atarodi Mojtaba  

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 203-214

Springer Publishing Company

Access to resources Recommend Favorite

A CMOS Offset Phase Locked Loop for a GSM Transmitter

By Yamawaki T.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 253-259

Springer Publishing Company

Access to resources Recommend Favorite

Chaos synchronisation of the third-order Phase-locked Loop

By Qananwah Q. M.  

International Journal of Electronics, Vol. 95, Iss. 8, 2008-01 ,pp. : 799-803

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 5 GHz 90-nm CMOS all digital phase-locked loop

By Lu Ping   Sjöland Henrik  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 49-59

Springer Publishing Company

Access to resources Recommend Favorite

A phase-locked loop of the resistance and capacitance scaling scheme with multiple charge pumps

By Song Youn-Gui  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 155-162

Springer Publishing Company

Access to resources Recommend Favorite