A Single Chip 160 Mbit/s Cable Communication Circuit Including a Gain Controlled Equalizer and a Data Regenerating PFLL

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.19, Iss.1, 1999-04, pp. : 59-74

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 3.3 V 72.2 Mbit/s 802.11n WLAN transformer-based power amplifier in 65 nm CMOS

By Fritzin Jonas

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 241-247

Springer Publishing Company

Access to resources Recommend Favorite

10 Gb/s Linear Full-Rate CMOS Phase Detector for Clock Data Recovery Circuit

By Yu X.

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 2, 2005-11 ,pp. : 191-196

Springer Publishing Company

Access to resources Recommend Favorite

A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling

By Waltari M. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 21-31

Springer Publishing Company

Access to resources Recommend Favorite

S/N Optimized, Programmable 1–10 MHz Bandwidth and 0–20 dB Gain, Precision I-Q Communication Channel for Digital Video Applications

By Wyszynski A.

Analog Integrated Circuits and Signal Processing, Vol. 16, Iss. 3, 1998-08 ,pp. : 207-223

Springer Publishing Company

Access to resources Recommend Favorite

An 8-bit 40 MS/s Pipeline A/D Converter for WCDMA Testbed

By Sumanen L. Waltari M. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 22, Iss. 1, 2000-01 ,pp. : 41-49

Springer Publishing Company

Access to resources Recommend Favorite