An 8-bit 40 MS/s Pipeline A/D Converter for WCDMA Testbed

Author： Sumanen L. Waltari M. Halonen K.

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.22, Iss.1, 2000-01, pp. : 41-49

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Double Sampling 8-Bit, 50 MS/s, 32 mW Pipeline Converter with +6 dB Overdrive Headroom

By Tuikkanen T.

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 1, 2002-01 ,pp. : 7-14

Springer Publishing Company

Access to resources Recommend Favorite

A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

By Shu Guanghua

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 95-102

Springer Publishing Company

Access to resources Recommend Favorite

An 8 Bit Current-Mode CMOS A/D Converter with Three Level Folding Amplifiers

By Kim K-M.

Analog Integrated Circuits and Signal Processing, Vol. 20, Iss. 2, 1999-08 ,pp. : 139-143

Springer Publishing Company

Access to resources Recommend Favorite

A 10-bit 100 MSamples/s BiCMOS D/A Converter

By Jørgensen I.H.H.

Analog Integrated Circuits and Signal Processing, Vol. 12, Iss. 1, 1997-01 ,pp. : 15-28

Springer Publishing Company

Access to resources Recommend Favorite

A 10 bit Current-Mode CMOS A/D Converter with a Current Predictor and a Modular Current Reference

By Shim S.H.

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 219-226

Springer Publishing Company

Access to resources Recommend Favorite