Analog Hardware Implementation of Continuous-Time Adaptive Filter Structures

By Harris J.G.   Juan J-K.   Principe J.C.  

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 2-3, 1999-02 ,pp. : 209-227

Springer Publishing Company

Access to resources Recommend Favorite

A New Low-Power Architecture Design for Distributed Arithmetic Unit in FIR Filter Implementation

By Ghamkhari Seyedeh   Ghaznavi-Ghoushchi Mohammad  

Circuits, Systems, and Signal Processing, Vol. 33, Iss. 4, 2014-04 ,pp. : 1245-1259

Springer Publishing Company

Access to resources Recommend Favorite

A low power 8-tap digital FIR filter for PRML read channels

By Ki Hoon-Jae   Lee Cheon-Su   Paik Woo-Hyun   Hwang In-Chul   Chae Kwan-Yeob   Yoo Jang-Sik   Kim Soo-Won  

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 445-455

Taylor & Francis Ltd

Access to resources Recommend Favorite

A discrete-time queueing network model of a hub-based OBS architecture

By Mountrouidou Xenia  

Telecommunication Systems, Vol. 41, Iss. 3, 2009-07 ,pp. : 173-184

Springer Publishing Company

Access to resources Recommend Favorite

Integrated Circuit Implementation of a Compact Discrete-Time Chaos Generator

By Juncu V.   Rafiei-Naeini M.   Dudek P.  

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 275-280

Springer Publishing Company

Access to resources Recommend Favorite