Statistical Design of a 10 bit Current Division Network

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.29, Iss.3, 2001-12, pp. : 221-229

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design of a low power 10 bit 300 ksps multi-channel SAR ADC for wireless sensor network applications

By Hui Hong Shiliang Li Tao Zhou

Journal of Semiconductors, Vol. 36, Iss. 4, 2015-04 ,pp. : 45009-45015

IOP Publishing

Access to resources Recommend Favorite

A 10 bit Current-Mode CMOS A/D Converter with a Current Predictor and a Modular Current Reference

By Shim S.H.

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 219-226

Springer Publishing Company

Access to resources Recommend Favorite

Application of a low-glitch current cell in 10-bit CMOS current-steering DAC

By Cui Zhi-Yuan Choi Joong-Ho Kim Yeong-Seuk Kim Shi-Ho Kim Nam-Soo

Microelectronics International, Vol. 26, Iss. 3, 2009-07 ,pp. : 35-40

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS

By Ay Suat

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 213-221

Springer Publishing Company

Access to resources Recommend Favorite

Design of a low-power 8 × 8-bit parallel multiplier using MOS current mode logic circuit

By Kim J. B.

International Journal of Electronics, Vol. 94, Iss. 10, 2007-10 ,pp. : 905-913

Taylor & Francis Ltd

Access to resources Recommend Favorite