Comparative Assessment of Adaptive Body-Bias SOI Pass-Transistor Logic

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.42, Iss.3, 2005-03, pp. : 219-229

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Low power logic design using push-pull pass-transistor logics

By Paik Woo-Hyun Ki Hoon-Jae Kim Soo-Won

International Journal of Electronics, Vol. 84, Iss. 5, 1998-05 ,pp. : 467-478

Taylor & Francis Ltd

Access to resources Recommend Favorite

Subthreshold Schmitt trigger using body-bias technique for ultra low power and high performance applications

By Niranjan Vandana Gupta Maneesha Pzakash Nupur

Russian Microelectronics, Vol. 40, Iss. 2, 2011-03 ,pp. : 141-145

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Modelling the operation of pass transistor and CPL gates

By Chatzigeorgiou A. Nikolaidis S.

International Journal of Electronics, Vol. 88, Iss. 9, 2001-09 ,pp. : 977-1000

Taylor & Francis Ltd

Access to resources Recommend Favorite

Theoretical analysis of edge parasitic transistor effects in mesa-isolated fully-depleted SOI NMOS devices

By Wang Hongmei Xi Xuemei Zhang Xing Wang Yangyuan

International Journal of Electronics, Vol. 85, Iss. 1, 1998-07 ,pp. : 11-19

Taylor & Francis Ltd

Access to resources Recommend Favorite

Comprehensive analysis of the short channel effect in the SOI gate controlled hybrid transistor (GCHT)

By Huang Ru Wang Yang Yuan

International Journal of Electronics, Vol. 86, Iss. 6, 1999-06 ,pp. : 685-698

Taylor & Francis Ltd

Access to resources Recommend Favorite