A 60 GHz receiver front-end in 65 nm CMOS

By Tao Sha  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 61-71

Springer Publishing Company

Access to resources Recommend Favorite

A low power, low noise figure quadrature demodulator for a 60 GHz receiver in 65-nm CMOS technology

By Zhigong Wang   Zhiqun Li   Qin Li   Yang Liu   Zhigong Wang  

Journal of Semiconductors, Vol. 36, Iss. 4, 2015-04 ,pp. : 45005-45013

IOP Publishing

Access to resources Recommend Favorite

An inductorless CMOS programmable-gain amplifier with a > 3 GHz bandwidth for 60 GHz wireless transceivers

By Wei Zhu   Baoyong Chi   Lixue Kuang   Wen Jia   Zhihua Wang  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105001-105006

IOP Publishing

Access to resources Recommend Favorite

Design and analysis of 20 Gb/s inductorless limiting amplifier in 65 nm CMOS technology

By Rui He   Jianfei Xu   Na Yan   Jie Sun   Liqian Bian   Hao Min  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105002-105008

IOP Publishing

Access to resources Recommend Favorite

A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS

By Zhang Xinwang   Chi Baoyong   Cao Meng   Fu Ling   Xia Zhaokang   Yin Yun   Feng Hongxing   Zhang Xing   Chiang Patrick   Wang Zhihua  

Analog Integrated Circuits and Signal Processing, Vol. 77, Iss. 3, 2013-12 ,pp. : 567-582

Springer Publishing Company

Access to resources Recommend Favorite