Author: Yu Hang
Publisher: Springer Publishing Company
ISSN: 0925-1030
Source: Analog Integrated Circuits and Signal Processing, Vol.71, Iss.1, 2012-04, pp. : 101-106
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A Gated Clock Scheme for Low Power Testing of Logic Cores
Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. :