A wide range, low power clock and data recovery scheme for RFID tags

By Yu Hang  

Analog Integrated Circuits and Signal Processing, Vol. 71, Iss. 1, 2012-04 ,pp. : 101-106

Springer Publishing Company

Access to resources Recommend Favorite

Dual-rail improved adiabatic pseudo-domino logic with auxiliary clock: a low-power partially-adiabatic CMOS logic family

By Tan W.M.   Lau K.T.  

Microelectronics International, Vol. 20, Iss. 2, 2003-05 ,pp. : 16-18

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects

By Sekar K.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 113-123

Springer Publishing Company

Access to resources Recommend Favorite

Low power clock recovery circuit for passive HF RFID tag

By Bo Fan  

Analog Integrated Circuits and Signal Processing, Vol. 59, Iss. 2, 2009-05 ,pp. : 207-214

Springer Publishing Company

Access to resources Recommend Favorite

Low power switched output adiabatic logic

By Wang W. Y.   Lau K. T.  

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 589-594

Taylor & Francis Ltd

Access to resources Recommend Favorite