A scheduler synthesis methodology for joint SW/HW design exploration of SoC

ISSN： 0929-5585

Source： Design Automation for Embedded Systems, Vol.14, Iss.2, 2010-06, pp. : 75-103

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A HW/SW design methodology for embedded SIMD vector signal processors

By Robelly J.P. Cichon G. Ahlendorf H. Fettweis G.

International Journal of Embedded Systems, Vol. 3, Iss. 3, 2008-09 ,pp. : 160-169

Inderscience Publishers

Access to resources Recommend Favorite

MPARM: Exploring the Multi-Processor SoC Design Space with SystemC

By Benini Luca Bertozzi Davide Bogliolo Alessandro Menichelli Francesco Olivieri Mauro

Journal of VLSI Signal Processing, Vol. 41, Iss. 2, 2005-09 ,pp. : 169-182

Springer Publishing Company

Access to resources Recommend Favorite

Design space exploration of SW beamformer on GPU

CONCURRENCY AND COMPUTATION: PRACTICE & EXPERIENCE (ELECTRONIC), Vol. 27, Iss. 7, 2015-05 ,pp. : 1718-1733

John Wiley & Sons Inc

Access to resources Recommend Favorite

Horizontal and vertical HW/SW co-design flows for power aware smart card designs

By Grumer M. Steger Ch. Wendt M. Muehlberger A. Neffe U.

International Journal of Embedded Systems, Vol. 3, Iss. 1-2, 2007-12 ,pp. : 93-106

Inderscience Publishers

Access to resources Recommend Favorite

A platform based SOC design methodology and its application in image compression

By Jan Kai-Yuan Fan Chih-Bin Kuo An-Chao Yen Wen-Chi Lin Youn-Long

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 23-32

Inderscience Publishers

Access to resources Recommend Favorite