Holographic voltage profiling on 75nm gate architecture CMOS devices

Author： Thesen A.E.   G. Frost B.   C. Joy D.  

Publisher： Elsevier

ISSN： 0304-3991

Source： Ultramicroscopy, Vol.94, Iss.3, 2003-04, pp. : 277-281

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Advanced CMOS device technologies for 45 nm node and below

By  

Science and Technology of Advanced Materials, Vol. 8, Iss. 3, 2007-04 ,pp. : 80-84

IOP Publishing

Access to resources Recommend Favorite

Electron energy-loss spectroscopic profiling of thin film structures: 0.39nm line resolution and 0.04eV precision measurement of near-edge structure shifts at interfaces

By Walther T.  

Ultramicroscopy, Vol. 96, Iss. 3, 2003-09 ,pp. : 401-411

Elsevier

Access to resources Recommend Favorite

Nanochemical surface analyzer in CMOS technology

By Franks W.   Lange D.   Lee S.   Hierlemann A.   Spencer N.   Baltes H.  

Ultramicroscopy, Vol. 91, Iss. 1, 2002-05 ,pp. : 21-27

Elsevier

Access to resources Recommend Favorite

Magnetic logic gate for binary computing

By  

Science and Technology of Advanced Materials, Vol. 5, Iss. 1-2, 2004-01 ,pp. : 73-76

IOP Publishing

Access to resources Recommend Favorite

40 nm resolution in reflection-mode SNOM with = 685 nm

By Durkan C.   Shvets I.V.  

Ultramicroscopy, Vol. 61, Iss. 1, 1995-12 ,pp. : 227-231

Elsevier

Access to resources Recommend Favorite