ANALYSIS AND SIMULATION OF FUNCTIONAL STRESS DEGRADATION ON VDMOS POWER TRANSISTORS

ISSN： 0882-7516

Source： Active and Passive Electronic Components, Vol.25, Iss.3, 2002-01, pp. : 215-223

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

2D analysis of functional stress degradations on power VDMOS transistor

By Beydoun B Zoaeter M Alaeddine A Rachidi I Bahsoun F Charlot J-J. Charles J-P.

Microelectronics International, Vol. 21, Iss. 2, 2004-02 ,pp. : 16-22

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A physical insight into the quasi-saturation effect in VDMOS power transistors

By Li Z. M. Mawby P. A. Board K.

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 13-22

Taylor & Francis Ltd

Access to resources Recommend Favorite

Robustness improvement of VDMOS transistors in Bipolar/CMOS/DMOS technology

By Rey-Tauriac Y. de Sagazan O. Taurin M. Bonnaud O.

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1865-1869

Elsevier

Access to resources Recommend Favorite

Storage life of power switching transistors based on performance degradation data

By Haochun Qi Xiaoling Zhang Xuesong Xie Changzhi Lü Chengju Chen Li Zhao

Journal of Semiconductors, Vol. 35, Iss. 4, 2014-04 ,pp. : 44006-44011

IOP Publishing

Access to resources Recommend Favorite

Analysis and simulation of the current gain of polysilicon emitter bipolar transistors for low-temperature operation

By Huang Liu Xing Wei Tong Li Zheng Jiang

International Journal of Electronics, Vol. 80, Iss. 1, 1996-01 ,pp. : 21-33

Taylor & Francis Ltd

Access to resources Recommend Favorite