2D analysis of functional stress degradations on power VDMOS transistor

Author: Beydoun B   Zoaeter M   Alaeddine A   Rachidi I   Bahsoun F   Charlot J-J.   Charles J-P.  

Publisher: Emerald Group Publishing Ltd

ISSN: 1356-5362

Source: Microelectronics International, Vol.21, Iss.2, 2004-02, pp. : 16-22

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract