Word-serial Architectures for Filtering and Variable Rate Decimation

Author: Grayver* Eugene   Daneshrad Babak  

Publisher: Taylor & Francis Ltd

ISSN: 1065-514X

Source: VLSI Design, Vol.14, Iss.4, 2002-01, pp. : 363-372

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract