A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR

By Nan Zhao   Qi Wei   Huazhong Yang   Hui Wang  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 95009-95016

IOP Publishing

Access to resources Recommend Favorite

A 14-bit 80 MS/s CMOS ADC with 84.8 dB SFDR and 72 dB SNDR

By Hua Cai   Ping Li   Yuanjun Cen   Zhiyong Zhu  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25012-25017

IOP Publishing

Access to resources Recommend Favorite

A 14-bit 100-MS/s 85.2-dB SFDR pipelined ADC without calibration

By Nan Zhao   Hua Luo   Qi Wei   Huazhong Yang  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 75006-75011

IOP Publishing

Access to resources Recommend Favorite

A 1.5 V 12-bit 16 MSPS CMOS Pipelined ADC with 68 dB Dynamic Range: ICECS'02 (Guest Editors: Malgorzata Chrzanowska-Jeske and Branimir Pejcinovic)

By Liu Ming-Huang  

Analog Integrated Circuits and Signal Processing, Vol. 41, Iss. 2-3, 2004-12 ,pp. : 269-278

Springer Publishing Company

Access to resources Recommend Favorite

A 90-nm CMOS, 8-bit pipeline ADC with 60-MHz bandwidth and 125-MS/s or 250-MS/s sampling frequency

By Malcovati Piero   Picolli Luca   Crespi Lorenzo   Chaahoub Faouzi   Baschirotto Andrea  

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 2, 2010-08 ,pp. : 159-172

Springer Publishing Company

Access to resources Recommend Favorite