A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR

By Nan Zhao   Qi Wei   Huazhong Yang   Hui Wang  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 95009-95016

IOP Publishing

Access to resources Recommend Favorite

A 14-bit 100-MS/s 85.2-dB SFDR pipelined ADC without calibration

By Nan Zhao   Hua Luo   Qi Wei   Huazhong Yang  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 75006-75011

IOP Publishing

Access to resources Recommend Favorite

A CMOS switch-capacitor 14-bit 100 Msps pipeline ADC with over 90 dB SFDR

By Cai Hua   Li Ping  

International Journal of Electronics, Vol. 100, Iss. 1, 2013-01 ,pp. : 62-71

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 14b 100-MS/s Time-Interleaved A/D Converter

By Hakkarainen Väinö   Aho Mikko   Sumanen Lauri   Waltari Mikko   Halonen Kari  

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 1, 2006-01 ,pp. : 17-27

Springer Publishing Company

Access to resources Recommend Favorite

A 1.5 V 12-bit 16 MSPS CMOS Pipelined ADC with 68 dB Dynamic Range: ICECS'02 (Guest Editors: Malgorzata Chrzanowska-Jeske and Branimir Pejcinovic)

By Liu Ming-Huang  

Analog Integrated Circuits and Signal Processing, Vol. 41, Iss. 2-3, 2004-12 ,pp. : 269-278

Springer Publishing Company

Access to resources Recommend Favorite