Author： Nan Zhao Qi Wei Huazhong Yang Hui Wang
Publisher： IOP Publishing
ISSN： 1674-4926
Source： Journal of Semiconductors, Vol.35, Iss.9, 2014-09, pp. : 95009-95016
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Related content
A 14-bit 100-MS/s 85.2-dB SFDR pipelined ADC without calibration
By Nan Zhao Hua Luo Qi Wei Huazhong Yang
Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. :
Access to resources
Recommend
A 14-bit 80 MS/s CMOS ADC with 84.8 dB SFDR and 72 dB SNDR
By Hua Cai Ping Li Yuanjun Cen Zhiyong Zhu
Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. :
14-bit 100 MS/s 121 mW pipelined ADC
By Yongzhen Chen Chixiao Chen Zemin Feng Fan Ye Junyan Ren
Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. :
A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC
By Sen Yue Yiqiang Zhao Ruilong Pang Yun Sheng
Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. :