Input-Free \bi V_{TP} and -\,\bi V_{TN} Extractor Circuits Realized on the Same Chip

By Filanovsky I.M.  

Analog Integrated Circuits and Signal Processing, Vol. 19, Iss. 2, 1999-05 ,pp. : 151-157

Springer Publishing Company

Access to resources Recommend Favorite

Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic

By Pacha C.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 1, 2000-10 ,pp. : 7-25

Springer Publishing Company

Access to resources Recommend Favorite

Low Voltage Class AB Output Stage for CMOS Op-Amps Using Multiple Input Floating Gate Transistors

By Carvajal R.G.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 245-249

Springer Publishing Company

Access to resources Recommend Favorite

Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETS

By Srivastava A.   Venkata H.N.  

Integration, the VLSI Journal, Vol. 36, Iss. 3, 2003-10 ,pp. : 87-101

Elsevier

Access to resources Recommend Favorite

The impact of process variations on input impedance and mitigation using a circuit technique in FinFET-based LNA

By Suresh D.   Nagarajan K. K.   Srinivasan R.  

Journal of Semiconductors, Vol. 36, Iss. 4, 2015-04 ,pp. : 45002-45007

IOP Publishing

Access to resources Recommend Favorite